Abstract-Increasing test data volume and excessive test power consumption are two of the major concerns for the industry while testing large integrated circuits. Linear Feedback Shift Register (LFSR) is a pseudo random sequence generator used in a variety of applications such as Built-in-self test (BIST), cryptography, error correction code and in field of communication. In cryptography it is used to generate public and private keys. Today LFSR's are present in nearly every coding scheme as they produce sequences with good statistical properties, and they can be easily analyzed. In this paper, low power LFSR is implemented using CMOS, Gate Diffusion Input (GDI) and Multi Threshold CMOS (MTCMOS) techniques in Cadence Virtuoso at 180nm technology node. Simulations as well as different parameter comparisons are carried out between CMOS, GDI and MTCMOS based LFSRs and GDI architecture is found to provide lower Power Delay Product (PDP).
II.
LINEAR FEEDBACK SHIFT REGISTER 2.1. Structure of LFSR A linear feedback shift register (LFSR) is a shift register whose input bit is a linear function of its previous state. The initial value of the LFSR is called the seed, and because the operation of the register is deterministic, the stream of values produced by the register is completely determined by its current (or previous) state. Likewise, because the register has a finite number of possible states, it must eventually enter a repeating cycle [2] . However, an LFSR with a well-chosen feedback function can produce a sequence of bits which appears random and which has a very long cycle. Applications of LFSRs include generating pseudo-random numbers and fast digital counters. LFSR is basically, a shift register configuration that propagates the stored patterns from left to right. The modification that provides the Pseudo Random Sequence Generator which generates the output due to the XOR feedback of the selected flip-flop outputs, named taps. When the taps are chosen properly, the LFSR will traverse through all possible states except for the all 0s state and will produce a maximum length pseudo random bit sequence (PRBS) named M-sequence. In order for the desired operation, the LFSR should be first initialized to a well-known stage, as seed. For an n stage LFSR, there are 2 n -1 states, and the M sequence is 2 n -1 bits long [3] . Hence, the M-sequence is periodic, and after the 2 n -1 distinct values, it repeats itself in the next samples. List of bits that affect the next state are called tap sequence that is the outputs that influences the input are called taps. The tap sequence of an LFSR can be represented as a polynomial mod 2 that is coefficients of polynomial is either 0 or 1 this is called feedback polynomial or characteristics polynomial. If (and only if) this polynomial is a primitive, then the LFSR is maximal. The LFSR will be maximal if the number of taps is even. There can be more than one maximal tap sequence for a given LFSR length. Its output for the various condition of input is expressed in Table1. 
GDI LFSR
Gate Diffusion Input (GDI) technique is a logic style that allows implementing wide range of logic functions using only two transistors [8] . The basic GDI cell resembles the standard CMOS inverter, with few differences. GDI cell contains three inputs: G is the common gate input of nMOS and pMOS, P is the input to the source of pMOS, and N is the input to the source of nMOS. The important difference is, the bulk of nMOS and pMOS are connected to N or P terminals respectively rather than to VDD and GND. The basic GDI cell is shown in Fig.6 . GDI has many advantages like simpler gates, less transistor count, and low power dissipation. Multiple-input gates can be implemented by combining several GDI cells together. Fig.7 shows the implementation of XOR gate using GDI technique. The circuit component is divided into inverter and body gate. Body gate is controlled by one of the input signal, A. The bulk of pMOS is connected to the other input signal, B while the bulk of nMOS is connected to the output of inverter section. Fig.8 shows implementation of D flip flop using GDI technique. Inverters are represented using 'x' mark in Fig.8 . The circuit components are divided into body gates, inverters and preset input. Body gates are controlled by clock signal and are responsible for the state of the circuit. Clock creates two alternative paths. One is for holding the states of the latch and other for the transparent state. Inverters are used to complement the values and to buffer internal signals for swing restoration. Preset input is used to set initial value of LFSR. Reduced power dissipation, area and power delay product are obtained as compared to other D flip flop design techniques. Fig.9 shows the implementation of LFSR using GDI D flip flop and GDI XOR gate. . This technology provides extra saving in leakage current during standby mode of operation. This technology has two main features. One is use of N-channel and P-channel MOSFETs with two different threshold voltages in a single chip. The other feature is the two operational modes, "active mode" and "sleep mode," for efficient power management. The logic blocks are not connected directly to the power supply lines VDD and GND, but rather to the "virtual" power supply lines VDDV and GNDV [12] . The real and virtual power lines are linked by MOSFETs Q1 and Q2. These transistors have high threshold voltage of about 0.5-0.6 V and serve as sleep control transistors. Signals SLEEP and SLEEP BAR, which are connected to the gates of Q1 and Q2, respectively, are used for active/sleep mode control. In the active mode, when SLEEP is set low Q1 and Q2 are turned on and their on-resistance is so small that VDDV and GNDV acts as real power lines. Therefore, the circuit operates normally and at high speed. In the sleep mode, when SLEEP is set high, Q1 and Q2 are turned off so that the virtual lines VDDV and GNDV are assumed to be floating. The power consumption during the stand-by period can be dramatically reduced by the use of sleep control transistors. LFSR can be implemented using MTCMOS D flip flop and MTCMOS XOR gate. 
IV. SIMULATION RESULTS AND ANALYSIS
The analysis of 4 bit LFSR is studied in this section. The simulation is done using CADENCE virtuoso tool at 180nm technology. The schematic of XOR, NAND, D flip flop, and LFSR are drawn in CADENCE Virtuoso Schematic Composer and corresponding test benches are created to obtain the output. The layout is drawn in Layout Editor in CADENCE. To verify that the layout fulfills all electrical and geometric rules a Design Rule Check (DRC) program is used. Table. 11 shows the comparison of power, delay and PDP of CMOS, GDI and MTCMOS architectures. Figure 12 and 13 shows the comparison of power and delay respectively. V. CONCLUSION In this paper we have implemented LFSR by different architectures like CMOS, GDI and MTCMOS techniques at 180nm technology node in Cadence Virtuoso and different parameter comparison were carried out between these techniques. Results are compared in table 2. Based on transistor level simulation, GDI technology reduces power dissipation and hardware. Simulations as well as different parameter comparisons are carried out between CMOS, GDI and MTCMOS based LFSRs and GDI architecture is found to provide lower Power Delay Product (PDP). Therefore, as the scaling of devices is increasing, the proposed GDI LFSR design can be used in low power testing. Other techniques which yield lower power consumption should be studied upon and such low power LFSR can also be in implemented in future.
